

- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent Cdv/dt effect decline
- ★ Advanced high cell density Trench technology



**Product Summary**


BVDSS	RDSON	ID
100V	100mΩ	14.6A

**Description**

The FKD0034 is the high cell density trenched N-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The FKD0034 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

**TO252 Pin Configuration**

**Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units
V <sub>DS</sub>	Drain-Source Voltage	100	V
V <sub>GS</sub>	Gate-Source Voltage	±20	V
I <sub>D</sub> @T <sub>C</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	14.6	A
I <sub>D</sub> @T <sub>C</sub> =100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	10	A
I <sub>DM</sub>	Pulsed Drain Current <sup>2</sup>	25	A
EAS	Single Pulse Avalanche Energy <sup>3</sup>	0.8	mJ
I <sub>AS</sub>	Avalanche Current	4	A
P <sub>D</sub> @T <sub>C</sub> =25°C	Total Power Dissipation <sup>4</sup>	30	W
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	°C
T <sub>J</sub>	Operating Junction Temperature Range	-55 to 150	°C

**Thermal Data**

Symbol	Parameter	Typ.	Max.	Unit
R <sub>θJA</sub>	Thermal Resistance Junction-ambient <sup>1</sup>	---	50	°C/W
R <sub>θJC</sub>	Thermal Resistance Junction-Case <sup>1</sup>	---	3	°C/W

**Electrical Characteristics ( $T_J=25\text{ }^\circ\text{C}$ , unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	100	---	---	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10V, I_D=5A$	---	---	100	m $\Omega$
		$V_{GS}=4.5V, I_D=3A$	---	---	110	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	1.2	---	2.9	V
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=80V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	10	$\mu A$
		$V_{DS}=80V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	100	
$I_{GSS}$	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	$\pm 100$	nA
$g_{fs}$	Forward Transconductance	$V_{DS}=5V, I_D=5A$	---	14	---	S
$R_g$	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1\text{MHz}$	---	3	---	$\Omega$
$Q_g$	Total Gate Charge (10V)	$V_{DS}=50V, V_{GS}=10V, I_D=5A$	---	11.9	---	nC
$Q_{gs}$	Gate-Source Charge		---	2.8	---	
$Q_{gd}$	Gate-Drain Charge		---	1.7	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=50V, V_{GS}=10V, R_G=3\Omega, I_D=5A$	---	3.8	---	ns
$T_r$	Rise Time		---	25.8	---	
$T_{d(off)}$	Turn-Off Delay Time		---	16	---	
$T_f$	Fall Time		---	8.8	---	
$C_{iss}$	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1\text{MHz}$	---	450	---	pF
$C_{oss}$	Output Capacitance		---	55	---	
$C_{rss}$	Reverse Transfer Capacitance		---	16	---	

**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_S$	Continuous Source Current <sup>1,5</sup>	$V_G=V_D=0V, \text{Force Current}$	---	---	14.6	A
$I_{SM}$	Pulsed Source Current <sup>2,5</sup>		---	---	25	A
$V_{SD}$	Diode Forward Voltage <sup>2</sup>	$V_{GS}=0V, I_S=1A, T_J=25^\circ\text{C}$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu s$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=4A$
- 4.The power dissipation is limited by 150 $^\circ\text{C}$  junction temperature
- 5.The data is theoretically the same as  $I_D$  and  $I_{DM}$  , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized V<sub>GS(th)</sub> vs. T<sub>J</sub>




Fig.6 Normalized R<sub>DS(on)</sub> vs. T<sub>J</sub>

N-Ch 100V Fast Switching MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform